

#10
3-3-04
NI

DECLARATION FOR TRANSLATION

I, Jun Ishida, a Patent Attorney, of 1-34-12, Kichijoji-Honcho, Musashino-shi, Tokyo, Japan, do solemnly and sincerely declare that I well understand the Japanese and English languages and that the attached English version is a full, true and faithful translation made by me

this 17th day of February 2004


of the Japanese priority document of

Japanese Patent Application
No. Hei 11-277094

entitled "ACTIVE MATRIX TYPE ELECTROLUMINESCENCE DISPLAY DEVICE".

In testimony thereof, I herein set my name and seal

this 17th day of February 2004



Jun Ishida
Patent Attorney

[Document] APPLICATION FOR PATENT

[Identification No. of Document] KHB0991074

[Filing Date] September 29, 1999

[Addressee] Esq. Commissioner of the Patent Office

[IPC] H05B 33/26

[Inventor]

[Address] c/o SANYO ELECTRIC CO., LTD. of 5-5, Keihan-
Hondori 2-chome, Moriguchi-shi, Osaka, Japan
[Name] Naoaki KOMIYA

[Inventor]

[Address] c/o SANYO ELECTRIC CO., LTD. of 5-5, Keihan-
Hondori 2-chome, Moriguchi-shi, Osaka, Japan
[Name] Masahiro OKUYAMA

[Applicant]

[Identification No. of Applicant] 000001889
[Name] SANYO ELECTRIC CO., LTD.
[Representative] Sadao KONDO

[Attorney]

[Identification No. of Attorney] 100109368
[Patent Attorney]
[Name] Etsuo INAMURA
[TelephoneNo.] 03-3837-7751, c/o Legal/Intellectual Property
Department, Tokyo Office

[Assigned Attorney]

[Identification No. of Attorney] 100111383
[Patent Attorney]
[Name] Masanori SHIBANO

[Official Fee]

[Registered No. for Payment] 013033
[Amount] ¥ 21,000

[List of Filing Papers]

[Name of Item] Specification
[Number] 1

[Name of Item] Drawings
[Number] 1

[Name of Item] Abstract
[Number] 1

[General Power of Attorney No.] 9904451

[Necessity of Proof] Yes

[Document] Specification

[Title of the Invention]

ACTIVE MATRIX TYPE ELECTROLUMINESCENCE DISPLAY DEVICE

[What Is Claimed Is:]

5 [Claim 1] An active matrix type electroluminescence display device comprising:

 a plurality of display pixels arranged in a matrix of rows and columns, each of said display pixels including an electroluminescence element and a capacitance for maintaining
10 a voltage corresponding to a display signal; and

 a plurality of capacitance lines, each extending for a row and connected to and shared by said capacitance of said display pixels; wherein,

 a constant voltage is supplied from both ends of said
15 capacitance lines.

 [Claim 2] An active matrix type electroluminescence display device comprising:

 a plurality of display pixels, each including an electroluminescence element, arranged in a matrix of rows and
20 columns, a first thin film transistor in which a display signal is applied to the drain and which is switched on and off in response to a select signal, a capacitance having one end connected to the source of the first thin film transistor and for maintaining a voltage corresponding to said display
25 signal, and a second thin film transistor for driving said electroluminescence element based on said display signal;

 a plurality of first capacitance lines, each extending for a row and connected to and shared by the other end of the

capacitance in said display pixels; and

a plurality of second capacitance lines interconnected by both ends of said plurality of first capacitance lines;

wherein

5 a constant voltage is supplied to said second capacitance lines.

[Detailed Description of the Invention]

[0001]

[Field of the Invention]

10 The present invention relates to an active matrix type EL display device with display pixels including an electroluminescence element (hereinafter referred to as an EL element) and a thin film transistor arranged in a matrix form, and particularly to an art for stably illuminating each display pixel by preventing voltage drops in capacitance lines connected to, and shared by, the display pixels.

[0002]

[Description of the Prior Art]

EL elements have various advantages, including, because they are self illuminating elements, an obviated need for a backlight as required in liquid crystal display devices and unlimited viewing angle. Because of these advantages, it is widely expected that EL elements will be use in the next generation of display devices.

25 [0003]

Two basic methods are known for driving EL elements. One of these is called a simple, or passive, matrix type, with the other, which employs a thin film transistor as a switching

element, is known as an active matrix type. The active matrix type does not suffer from cross talk between the column and row electrodes, which is a problem known in the simple matrix type. Moreover, because the EL elements are driven with a lower current density, a high luminescence efficiency can be expected.

[0004]

Fig. 3 is a circuit diagram schematically showing an active matrix type EL display device. In the figure, the display pixels GS1, GS2, GS3, ... are arranged in one row. One display pixel GS1 includes an organic EL element 11, a first thin film transistor 12 (an N channel type transistor) acting as a switching element in which a display signal DATA1 is applied to the drain and which is switched on and off in response to a select signal SCAN, a capacitance 13 which is charged by the display signal DATA1 supplied when the first thin film transistor 12 is switched on and which maintains a maintenance voltage V_h when the first thin film transistor 12 is switched off, and a second thin film transistor 14 (a P channel type transistor), with its drain connected to a drive supply voltage V_{dd} and its source connected to the anode of the organic EL element 11, for driving the organic EL element when the maintenance voltage V_h is supplied from the capacitance 12 at the gate.

[0005]

The other display pixels GS2, GS3, ... have an equivalent structure. Although the display pixels are also arranged in the column direction, this arrangement is not shown in the

figure in order to simplify the drawing. Reference numeral 15 represents a gate signal line which is connected to and shared by each of the display pixels GS1, GS2, GS3, ... for supplying a select signal SCAN. Reference numeral 16 represents a gate drive circuit for supplying the select signal SCAN to the gate signal line. Reference numeral 17 represents a capacitance line which is connected to and shared by the capacitance 12 of each of the display pixels.

[0006]

10 The select signal SCAN becomes H level during a selected one horizontal scan period (1H), and the first thin film transistor 12 is then switched on based on the select signal. Next, a display signal DATA1 is supplied to one end of the capacitance 13 and the capacitance 13 is charged with a
15 voltage Vh corresponding to the display signal DATA1. The voltage Vh is maintained in the capacitance 13 for a period of one vertical scan period (1V) even after the first thin film transistor 12 is switched off due to the select signal SCAN becoming L level. Because this voltage is supplied to the
20 gate of the second thin film transistor 14, the second thin film transistor 14 becomes continuous in response to the voltage Vh and the organic EL element 11 is illuminated.

[0007]

[Problems to be Solved by the Invention]

25 The capacitance line 17 is formed from chrome evaporated on a glass substrate, in consideration of heat endurance and ease of processing. Because the capacitance line 17 is extended on the display region in order to be connected to and

shared by each of the display pixels GS1, GS2, GS3, ..., a resistance and a floating capacitance are inevitably generated. For example, in an active matrix type EL display device having a number of pixels of 220 x 848, the resistance value of one
5 capacitance line 17 is approximately 320 Ω and the floating capacitance is approximately 20 pf. The resistance and floating value increase as the number of pixels increases.

[0008]

The capacitance line 17 must be kept constant because it
10 acts as a reference potential for charging the display signal DATA1. However, when the resistance value of the capacitance line 17 is large, the potential of the capacitance line 17 becomes unstable when the active matrix type EL display device is driven, causing a problem that the EL element 1 is not
15 illuminated at a luminance corresponding to the display signal DATA1. In other words, a select signal SCAN having an H level is supplied to the gate signal line 15 based on the select signal SCAN and the display signal DATA1 is supplied to one end of the capacitance 13. This causes the display signal
20 DATA1 to be applied to the capacitance 13 and the capacitance 13 is charged. If the resistance of the capacitance line 13 is large, the potential would vary.

[0009]

It is therefore an object of the present invention to
25 provide an active matrix type EL display device in which precise illumination of each display pixel in response to the display signal is ensured by supplying a constant voltage from both ends of the capacitance line 17 connected to and shared

by each of the display pixels to stabilize the potential of the capacitance line 17.

[0010]

[Means for Solving the Problems]

5 According to the invention defined in Claim 1, there is provided an active matrix type EL display device comprising a plurality of display pixels arranged in a matrix of rows and columns, each of the display pixels including an EL element and a capacitance for maintaining a voltage corresponding to a display signal, and a plurality of capacitance lines extending to each row and each of which is connected to and shared by the capacitance of the display pixels, wherein a constant voltage is supplied from both ends of the capacitance lines.

[0011]

15 With this structure, because a constant voltage is supplied from both ends of the capacitance lines, voltage drops in the capacitance lines can be prevented, the potential of the capacitance lines can be stabilized, and, thus, the EL element of the display pixels can be precisely illuminated in response to the display signal.

[0012]

25 According to the invention defined in Claim 2, there is provided an active matrix type EL display device comprising, a plurality of display pixels; each including an electroluminescence element, arranged in a matrix of rows and columns, a first thin film transistor in which a display signal is applied to the drain and which is switched on and off in response to a select signal, a capacitance having one

end connected to the source of the first thin film transistor and for maintaining a voltage corresponding to the display signal, and a second thin film transistor for driving the EL element based on the display signal; a plurality of first
5 capacitance lines; each extending for a row and connected to and shared by the other end of the capacitance in the display pixels; and a plurality of second capacitance lines interconnected by both ends of the plurality of first capacitance lines, wherein a constant voltage is supplied to
10 the second capacitance lines.

[0013]

With this structure, because a constant voltage is supplied via the second capacitance lines from both ends of the first capacitance lines, voltage drops in the capacitance
15 lines can be prevented, the potential of the capacitance lines can be stabilized, and, thus, the EL element of the display pixels can be precisely illuminated in response to the display signal.

[0014]

20 [Description of the Preferred Embodiments]

An active matrix type EL display device according to a preferred embodiment of the present invention is described hereinafter referring to Figs. 1 to 5.

[0015]

25 Fig. 1 is a circuit diagram schematically showing a structure of an active matrix type EL display device. Display pixels GS11, GS12, GS13, ..., are arranged in rows and columns to form a matrix. Each of the display pixels includes an

organic EL element 1, a first thin film transistor 2 in which a display signal DATA_j is applied to the drain and which is switched on and off in response to a select signal supplied from a gate signal line GL_i; a capacitance 3, and a second thin film transistor 4 for driving the EL element 1 based on the display signal DATA_j.

[0016]

One end of the capacitance 3 is connected to the source of the first thin film transistor 2. The capacitance 3 is charged with a voltage corresponding to the display signal DATA_j applied to the drain of the first thin film transistor and the voltage is maintained. The other end of the capacitance 3 is connected to, and shared by, a plurality of first capacitance lines HLA₁, HLA₂, HLA₃, ... extending in each row. Both ends of the first capacitance lines HLA₁, HLA₂, HLA₃, ... are interconnected by second capacitance lines HLB₁ and HLB₂. Each of the second capacitance lines HLB₁ and HLB₂ which forms a net of capacitance lines is pulled out to one side of the display region. The second capacitance lines HLB₁ and HLB₂ are interconnected and a constant voltage V_{sc} is applied. The first and second capacitance lines are formed from chrome evaporated on a glass substrate. The capacitance lines have large resistance values, but, because a constant voltage V_{sc} is applied via the second capacitance lines HLB₁ and HLB₂ to the first capacitance lines HLA₁, HLA₂, HLA₃, ... from both sides, a low overall wiring resistance can be achieved for the capacitance lines, and thus, voltage drop can be prevented.

[0017]

Fig. 1 shows a full-color EL display device in which three types of display pixels are repeatedly arranged, each type of display pixel having an organic EL element

5 illuminating respectively in red (R), green (G), and blue (B).

In other words, a common drive voltage source RPVdd is

supplied to the display pixels GS11, GS21, GS31, ... having

organic EL elements illuminating in red, a common drive

voltage source GPVdd is supplied to the display pixels GS12,

10 GS22, GS32, ... having green illuminating organic EL elements,

and a common drive voltage source BPVdd is supplied to the

display pixels GS13, GS23, GS33, ..., for blue illuminating

organic EL elements. A monochrome EL display device can be

constructed by arranging display pixels of one type in rows

15 and columns.

[0018]

A display signal DATA1 is applied to the display pixels arranged in the first column such as GS11, GS21, and GS31; a

display signal DATA2 is applied to the display pixels arranged

20 in the second column such as GS12, GS22, and GS32; and so on,

such that a display signal DATAj is applied to the display

pixels arranged in the jth column such as GS1j, GS2j, and GS3j.

A common gate signal line GL1 is connected to the display

pixels arranged in the first row such as GS11, GS12, and GS13;

25 a common gate signal line GL2 is connected to the display

pixels arranged in the second row such as GS2, GS22, and GS23;

and so on such that a common gate signal line GLi is connected

to the display pixels arranged in the ith row such as GSi1,

GSi2, and GSi3.

[0019]

Fig. 2 is a circuit diagram showing a structure of gate drive circuits 5 and 6. Shift registers SR1 through SR220 are serially connected for sequentially shifting a reference clock CVK supplied from outside by one horizontal scan period (1H). The select signal SCAN, which is the output of each of the shift registers, is transmitted to each of the gate signal lines GL1 through GL220 via buffer amplifiers 7.

10 [0020]

In other words, each of the select signals SCAN having a pulse width of one horizontal scan period (1H) is shifted by each of the shift registers SR1 through SR220 and is output sequentially on each of the gate signal lines GL1 through GL220. To correspond to the number of pixels of 220 x 848 in the active matrix type EL display device in the present example, 220 shift registers are provided in the embodiment. However, the number of shift registers and buffer amplifiers can be modified to suit and correspond to the number of pixels.

20 [0021]

The active matrix type EL display device is driven as follows. When a gate signal line GL1 is selected by a select signal SCAN, the display pixels in the first row such as GS11, GS21, and GS31 are selected. At this point, the gate signal line GL1 is increased to the H level.

[0022]

During one horizontal scan period (1H), display signals DATA1, DATA2, DATA3, ... are sequentially supplied to each of

the display pixels GS11, GS21, GS31, ... from each of the data lines GL1, GL2, GL3, The display signals DATA1, DATA2, DATA3, ... are maintained by a sampling circuit (not shown) and the timing for outputting the signals is controlled via a transfer gate provided for each of the display signal terminals. Because the potential of the first capacitance lines HLA1, HLA2, HLA3 is stabilized in the present embodiment, the capacitance 3 can be charged to correspond to the display signals DATA1, DATA2, DATA3, ..., in each of the display pixels GS11, GS21, GS31, Each of the EL elements 1 can be illuminated at its proper luminance. Similarly, gate signal line GL2 is selected by the next select signal SCAN. These steps are repeated for one vertical scan period (1V).

[0023]

[Advantage of the Invention]

As described, according to the present invention, the resistance value of one capacitance line can be reduced by supplying a constant voltage from both ends of the capacitance lines. In this manner, the potential of the capacitance line can be stabilized and the EL element of each display pixel can be precisely illuminated in response to the display signals.

[Brief Description of the Drawings]

[Figure 1]

Figure illustrating an active type electroluminescence display device according to an embodiment of the present invention.

[Figure 2]

Circuit diagram illustrating a gate drive circuit

according to the embodiment of the present invention.

[Figure 3]

Diagram illustrating a conventional active type EL display device.

5 [Designation of Numerals]

1 organic EL element

2 first thin film transistor

3 capacitance

4 second thin film transistor

10 5 gate drive circuit

HLA1, HLA2, HLA3 first capacitance line

HLB1, HLB2 second capacitance line

[Document] Abstract


[Summary]

[Object] To provide an active matrix type EL display device with display pixels, each of which can be stably illuminated.


5 [Solution] There are provided a plurality of display pixels GS11, GS12, GS13, ... arranged in a matrix of rows and columns, each display pixel including an EL element 1, a first thin film transistor 2 in which a display signal is applied to the drain and which is switched on and off in response to a select
10 signal, a capacitance 3 with one end connected to the source of the first thin film transistor for maintaining a voltage corresponding to the display signal, and a second thin film transistor 4 for driving the EL element 1 based on the display signal. In addition to those, a plurality of first
15 capacitance lines HLA1, HLA2, HLA3, ... each extending for a row and connected to and shared by the other end of the capacitance 3 in the display pixel and a plurality of second capacitance lines HLB1, HLB2, ... interconnected by both ends of the plurality of the first capacitance lines HLA1, HLA2, HLA3,
20 ... are provided, and a constant voltage is supplied to the second capacitance lines.

[Reference Drawing] Figure 1

[Figure 1]



[Figure 2]



[Figure 3]

